

**What is claimed is:**

1. A metal deposition processing apparatus comprising:  
a first processing chamber configured for holding a semiconductor substrate therein  
5 and for processing a barrier metal layer thereon;  
a second processing chamber configured for holding the semiconductor substrate therein and for forming an upper metal layer thereon; and  
a transfer chamber isolated from an oxygen atmosphere and connected to the first processing chamber and the second processing chamber, the transfer chamber configured to  
10 transfer the semiconductor substrate between the first processing chamber and the second processing chamber.
2. The apparatus of Claim 1, wherein the first processing chamber is configured for forming the barrier metal layer on the semiconductor substrate, and the second processing  
15 chamber is configured for forming the upper metal layer on at least a portion of the barrier metal layer on the semiconductor substrate.
3. The apparatus of Claim 2, wherein the first processing chamber is a metal organic chemical vapor deposition (MOCVD) chamber.  
20
4. The apparatus of Claim 3, wherein the MOCVD chamber includes at least one source gas supply conduit that supplies a metal organic precursor.
5. The apparatus of Claim 1, wherein the first processing chamber is configured  
25 for flushing the barrier metal layer on the semiconductor substrate, and the second processing chamber is configured for forming the upper metal layer on at least a portion of the barrier metal layer on the semiconductor substrate.
6. The apparatus of Claim 5, wherein the first processing chamber is configured  
30 for performing a metal organic chemical vapor deposition technique to flush the barrier metal layer on a semiconductor substrate, the first processing chamber including at least one flushing gas supply conduit for flushing the barrier metal layer.

7. The apparatus of Claim 6, wherein the flushing gas supply conduit includes a flushing gas selected from the group consisting of gases containing a halogen group element and gases containing a halogen group element and a transition metal.

5 8. The apparatus of Claim 6, wherein the flushing gas supply conduit includes a flushing gas containing a  $\text{TiCl}_4$  gas.

9. The apparatus of Claim 1, further comprising a first gate valve between the first processing chamber and the transfer chamber for isolating the first processing chamber and the transfer chamber and a second gate valve between the second processing chamber and the transfer chamber for isolating the second processing chamber and the transfer chamber.

10 10. The apparatus of Claim 1, further comprising a transfer robot configured for transferring a semiconductor substrate from the transfer chamber to and from the first processing chamber and the second processing chamber.

11. The apparatus of Claim 1, wherein the second processing chamber is a chemical vapor deposition (CVD) chamber, an atomic layer deposition (ALD) chamber or a physical vapor deposition (PVD) chamber.

12. The apparatus of Claim 1, further comprising at least one load lock chamber connected to the transfer chamber that isolates the transfer chamber from an external atmosphere, the load lock chamber configured to transfer a semiconductor substrate to the transfer chamber.

13. The apparatus of Claim 1, further comprising a heating processing chamber connected to the transfer chamber for holding the semiconductor substrate therein and for heating the semiconductor substrate.

14. The apparatus of Claim 1, further comprising a cooling processing chamber connected to the transfer chamber for holding the semiconductor substrate therein, the cooling processing chamber including a circulation conduit for providing a flow path for a coolant for cooling the semiconductor substrate.

15. The apparatus of Claim 1, further comprising an alignment processing chamber connected to the transfer chamber, the alignment processing chamber including an optical sensor to align the semiconductor substrate.

5

16. A method of forming metal layers on a semiconductor substrate comprising:  
forming a barrier metal layer on a semiconductor substrate in a first processing chamber;

transferring the semiconductor substrate from the first processing chamber to a transfer chamber that is isolated from an oxygen atmosphere;

transferring the semiconductor substrate from the transfer chamber to a second processing chamber; and

forming an upper metal layer on the barrier metal layer in the second processing chamber.

15

17. The method of Claim 16, further comprising isolating the first processing chamber and the second processing chamber from the transfer chamber using a gate valve.

18. The method of Claim 16, wherein forming a barrier metal layer includes using a metal organic chemical vapor deposition (MOCVD) method.

19. The method of Claim 16, wherein forming an upper metal layer includes using a chemical vapor deposition (CVD) technique, an atomic layer deposition (ALD) technique, or a physical vapor deposition (PVD) technique.

25

20. The method of Claim 16, further comprising heating the semiconductor substrate in a heating chamber connected to the transfer chamber prior to forming the barrier metal layer.

21. The method of Claim 16, further comprising cooling the semiconductor substrate in a cooling chamber connected to the transfer chamber.

22. The method of Claim 16, further comprising:  
loading the semiconductor substrate into a load lock chamber connected to the

transfer chamber prior to forming the barrier metal layer;

transferring the semiconductor substrate from the load lock chamber to the transfer chamber; and

5       transferring the semiconductor substrate from the transfer chamber to the first processing chamber.

23.   The method of Claim 16, further comprising:

after forming the upper metal layer, transferring the semiconductor substrate from the second processing chamber to the transfer chamber;

10       transferring the semiconductor substrate from the transfer chamber to a load lock chamber; and

unloading the semiconductor substrate from the load lock chamber.

24.   A method of forming metal layers on a semiconductor substrate comprising:

15       forming a barrier metal layer on a semiconductor substrate using a metal organic chemical vapor deposition technique;

flushing the barrier metal layer in a first processing chamber;

transferring the semiconductor substrate from the first processing chamber to a transfer chamber that is isolated from an oxygen atmosphere;

20       transferring the semiconductor substrate from the transfer chamber to a second processing chamber; and

forming an upper metal layer on the barrier metal layer in the second processing chamber.

25       25.   The method of Claim 24, further comprising isolating the first processing chamber and the second processing chamber from the transfer chamber using a gate valve.

26.   The method of Claim 24, wherein forming an upper metal layer includes using a chemical vapor deposition (CVD) technique, an atomic layer deposition (ALD) technique,  
30       or a physical vapor deposition (PVD) technique.

27.   The method of Claim 24, further comprising heating the semiconductor substrate in a heating chamber connected to the transfer chamber.

28. The method of Claim 24, further comprising cooling the semiconductor substrate in a cooling chamber connected to the transfer chamber.

29. The method of Claim 24, further comprising:

- 5 loading the semiconductor substrate into a load lock chamber connected to the transfer chamber prior to flushing the barrier metal layer;  
transferring the semiconductor substrate from the load lock chamber to the transfer chamber; and  
transferring the semiconductor substrate from the transfer chamber to the first  
10 processing chamber.

30. The method of Claim 24, further comprising:

- after forming the upper metal layer, transferring the semiconductor substrate from the second processing chamber to the transfer chamber;  
15 transferring the semiconductor substrate from the transfer chamber to a load lock chamber; and  
unloading the semiconductor substrate from the load lock chamber.